This contract involves providing physical documentary resources for the Departmental Media Library of Puy de Dôme, France. The framework agreement will be executed through the issuance of purchase orders, with each lot being awarded separately. Services will be compensated based on unit prices. Supp
Tender closed on 22 Sept 2025. Awaiting award.
Only 2 prior awards here — too little to read.
In media communications, DEPARTMENT OF PUYDEDME has awarded 2 contracts to 2 suppliers.
Across media communications, the most active winners are STAKELUMS, Pearlshield Ltd T/A Coughlans Bookshop, EBSCO INTERNATIONAL INC — the field to beat, or your route in as a partner.
This contract involves providing physical documentary resources for the Departmental Media Library of Puy-de-Dôme. The framework agreement will be executed through the issuance of purchase orders, with each lot being awarded separately. Services will be compensated based on unit prices. The total va
This framework agreement will be executed through the issuance of purchase orders. Each lot will be awarded separately. The services will be paid for at unit prices.
This contract involves the maintenance and small investment works on departmental roads in the Puy-de-Dôme region of France. The framework agreement will be executed through the issuance of purchase orders, with each lot being awarded separately. Services will be compensated based on unit prices. Ke
This contract involves road construction work in the municipality of Peschadoires, specifically on the RD 212B road from PR 0+700 to PR 0+979. The project is initiated by a group of public entities and will be compensated through unit and lump-sum prices. Suppliers are invited to provide their servi
Advanced training in Universal Verification Methodology for digital IC design engineers to master modern verification techniques and industry best practices.
Professional SystemVerilog verification training designed to equip digital IC design engineers with advanced testing and validation skills.
Training course teaching Universal Verification Methodology fundamentals to digital IC design engineers for improving semiconductor design verification processes.
Professional SystemVerilog training course tailored for digital IC design engineers to enhance hardware description language skills and IC design capabilities.
